

Figure 1

Figure 2


FUNCTION TABLE


DISABLED DIMM														
Г	INPL	π	INPUT / OUTPUT					internal Latch Outputs		OUTPUT				Operating
ME	W#	BE	C[n]	8[n]	A(n)	DQS CA	DOSC B DM	Q10(n) (A)	Q9(n) (B)	DMA	OMB	DQSA DQSA1	DQ58 DQ581	Mode
1	X	×	H-Z	H-Z	16 - Z	Hi - Z	HI·Z	No change	No change	No change	No change	HI - Z	Hi-Z	Disable Disable

READ CYCLES Internal Latch OUTPUT Operating Mode DQSB1 DOSCB DQSA1 Q10[n] (A) DOS W# R BE DNA DMB ME # C[n] Q9(n) (B) A[n] A[n] Don't Care Don't 1 C Reed A PD HI-Z HI - Z Q10(A) PU 0 Input Т. Ō ohange change Don't Care B(n) t Care Care change No change H - Z C Reed B HI-Z Q9 (B) PD Input input O 1

WRITE CYCLES (DQ and DM lines) OUTPUT Internal Latch Outputs IMPUT Operating Mode DOSCB Q10[n] (A) Q9[n] (印) DAAA 0 [n] ME # R BE CLK Q19(A) Q20(B) A[n] C[n] DQS CA C Write Of (A) Q# (B) Q18(A) O26(B) C[n] Send DOSE Input Input (A) x 0 Ō chang change 020(8) Q9 (B) Q18(A) Dis C[n] Send DOSA 1 Input Input x 0 0 change change


WRITE CYCLES (DQS Counter) Internal Latch **CUTPUT** IMPUT Outputs Operating Mode DQ881 DOSA1 Æ WW R BE Q28(A) Q27(B) DQ8 CA Disable Diam 1#-Z Ö × ø 1 X X (DOS latch reset) Read Cycle H . Z x 0 . HI . Z X 0 1 DQS leach recet) C Write DQ (1" Write Cycle) C Write DQ No change Q2B(A) Q27(B) 0 X Float 1 0 change No Q20(A) Q27(B) Toggle 0 0 X C WHILE DO Q29(A) Q27(B) Toggle 1 0 0 X Send DOSA






SW = PASS GATE IN / OUT OUT A EN

Figure 3B



READ OP (DATA FROM An, Bn to Cn)

Figure 4



WRITE OP (DATA from Cn to An, Bn)

Figure 5




Figure 6